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A clock with low phase-noise/jitter is a prerequisite for high-performance
ADCs, wireline and optical data links and radio transceivers. This paper pres-
ents a 2.2GHz clock-generation PLL. It uses a phase-detector/charge-pump
(PD/CP) that sub-samples the VCO output with the reference clock. The PLL
does not need frequency divider in locked state and achieves a low in-band
phase noise values at low power.
In a classical PLL, a VCO is locked to a reference clock Ref by a feedback loop
with a divider, PD/CP, and loop filter. Both the VCO and the loop components
contribute to PLL phase noise, the VCO noise dominating out-of-band and the
loop noise in-band. In an optimized PLL, the two types of noise contribute
equally to the output jitter [1, 2] and thus, are equally important. This work
focuses on the loop noise and presents a technique to reduce it significantly.
In most PLLs, the CP and the divider are the main sources of loop noise. The
in-band CP noise, when transferred to the PLL output, is suppressed by the
feedback gain from the PLL output to the CP output [1,2], denoted as βCP. A
larger βCP is preferred as it suppresses more CP noise. In a PLL using a con-
ventional 3-state PFD/CP, the CP feedback gain is: βCP,3state=ICP/(2π·N), with ICP
the CP current and N=fVCO/fRef. 
The sampling-based PD was known for its high detection gain [3]. However,
drawbacks like difficulty of integration (big filter capacitor) and limited pull-in
range have prevented it from being widely used in PLLs [3]. Figure 23.2.1
shows the concept of the sub-sampling PD (SSPD) with a CP added. The key
idea is to exploit the high dV/dt of the high-frequency VCO. The sine-wave VCO
with amplitude AVCO and DC value VDC is directly sub-sampled by Ref, without
using divider. The sampler output Vsam controls a current IUP=gmVsam, while a
reference voltage VDC controls another current IDN=gmVDC. If N is an integer and
the VCO and Ref are phase aligned, the sub-sampling renders Vsam=VDC. The
CP then outputs no current, and phase locking is achieved. If there are phase
errors, they will be converted to voltage changes in Vsam around VDC, and then
to current changes by the voltage-controlled CP. The ideal characteristic of the
SSPD/CP has the same shape as the VCO output (see Fig. 23.2.1). In a PLL
with this SSPD/CP, the CP feedback gain becomes βCP,SSPD=AVCO·gm. Assuming,
for simplicity, square-law MOS transistors equations can be used to calculate
gm, then: βCP,SSPD=AVCO·(2ICP/Vgs,eff), where Vgs,eff is the effective gate-source
voltage of the transistor. Comparing to βCP,3state=ICP/(2π·N), βCP,SSPD can easily
be one order of magnitude larger as usually N >>1 and AVCO>Vgs,eff. In other
words, for the same ICP, a PLL using a SSPD/CP has a much larger βCP than a
PLL using a 3-state PFD/CP and thus suppresses CP noise more. Moreover, a
PLL using a SSPD/CP does not need a divider in the locked state, which elim-
inates the noise and power contribution of the divider. As a result, the loop
noise is greatly improved, which leads to a PLL design with low in-band phase
noise at low power. 
In a PLL, the optimal bandwidth for minimum jitter fc,opt is where the spectrum
of the VCO and the loop noise intersects [1,2]. For lower loop noise, fc,opt is
higher, requiring smaller loop-filter capacitors. Therefore, a larger βCP could
also reduce chip area if the CP dominates the loop noise. However, if other
loop components start dominating or if fc,opt reaches fRef/10, increasing βCP fur-
ther can not increase fc,opt, but does require a larger filter capacitor to stabilize
the PLL. Such “unnecessarily high” βCP will not improve the loop noise but will
make full integration difficult. In a PLL using a SSPD/CP, βCP can easily be
“unnecessarily high”. Therefore, some way of gain control is desired.
Figure 23.2.2 shows the SSPD/CP, now extended with pulse-width control. It
uses differential sampling of anti-phase VCO outputs to eliminate the refer-
ence voltage VDC and alleviate charge-injection and charge-sharing issues. A
block called “pulser” is added. It generates a pulse with a duty ratio of DRpul,
which connects or disconnects the current sources from the CP output. In this
way, the effective CP output current and thus βCP is reduced by DRpul. By a
careful choice of DRpul, the high gain feature of the SSPD/CP can be explored
without using unnecessary filter capacitor area. The pulser can be designed to
have no overlap with the sampling clock, so that the sampler can simply be a
track and hold. 
Figure 23.2.3 shows the sub-sampling PLL architecture using the presented
SSPD/CP. Since a SSPD has limited pull-in range and may lock to any possi-
ble integer multiple of fRef, a frequency-locked-loop (FLL) is added to ensure
correct PLL locking over the entire VCO tuning range. Similar to the classical
PLL, the FLL uses a divider and a 3-state PFD/CP, except that a dead-zone cre-
ator (DZ) is inserted between the PFD and CP. During locking, the FLL has
higher gain than the core loop and overrules it. In the locked state, the phase
error between Ref and the divider output Div is small and falls inside the dead
zone. The CP in the FLLoutputs no current. The FLL and the divider then have
no influence on the PLL and do not add noise. After locking is achieved, the
FLL can be disabled to save power.
In a sub-sampling PLL, where CP noise is greatly suppressed and divider
noise is eliminated, the sampling clock noise becomes critical. Figure 23.2.4
shows the schematic of the SSPD/CP. The differential sampler simply consists
of two NMOS transistors and two 60fF capacitors. An inverter chain is used to
boost the Ref sampling-edge steepness. Two source-follower buffers isolate
the sampler from the LC VCO. The sampling path is made as short and clean
as possible. The SSPD/CP characteristic (sine-shape) is fairly linear, when
phase error is small in the locked state. The pulser is implemented with a delay
cell and an AND gate, with a 1.5ns pulse width.  
The PLL chip is fabricated in a standard 1.8V 0.18µm CMOS process and
occupies an active area of 0.4×0.45mm2 (see Fig. 23.2.7). The IC is tested in
a 24-pin LLP package with a 1.8Vp-p 55MHz sine-wave Ref from a crystal oscil-
lator. Figure 23.2.5 shows the measured phase noise of the 2.2GHz output
from an Agilent E5501B phase-noise-measurement setup. The in-band phase
noise at 200kHz offset is −126dBc/Hz. The total phase noise integrated from
10kHz to 40MHz is −56.8 dBc, which translates to an rms jitter of 0.15ps at
2.2GHz. The −46dBc reference spur at 55MHz is caused by insufficient isola-
tion between the VCO and the sampler, and can be improved in a re-design.
Excluding the 50Ω CML buffer for measurement and disabling the 0.8mA FLL,
the PLL core draws 4.2mA, with 1mA in the VCO. Figure 23.2.6 summarizes
the PLL performance. Compared with [4-6], this design achieves the lowest
jitter while consuming several times less power as well as active area. To make
a fair comparison between in-band phase noise Lin-band in PLL designs, the
dependency of Lin-band on fRef and N should be normalized out [7]. The normal-
ized Lin-band of this design is >12dB lower than that of [4-6], at a low loop
power. 
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Figure 23.2.1: Principle and characteristic of a sub-sampling-based voltage-controlled
PD/CP. Figure 23.2.2: Sub-sampling PD/CP with pulse-width control.
Figure 23.2.3: Block diagram of the sub-sampling PLL.
Figure 23.2.5: Measured PLL output phase noise. Reference spur at 55MHz is −46dBc,
measured from a spectrum analyzer. Figure 23.2.6: PLL performance summary and comparison with low-jitter PLL designs.
Figure 23.2.4: Schematic of the sub-sampling PD/CP. 
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Figure 23.2.7: Chip micrograph. 
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